# **MORNSUN®**

# TD551S485H SOIC16 package isolated RS485 Half Duplex Transceiver

#### **Features**

- Ultra-small, ultra-thin, chip scale SOIC16 package
- · Compliant with TIA/EIA-485-A standard
- Power supply 5.0V
- Integrated efficient isolation power supply with overload and short circuit protection
- I/O power supply range supports 5V microprocessors
- High isolation to 6000VDC/4000VAC
- Bus-Pin ESD protection up to 15kV(HBM)/±4kV(Contact discharge)
- · Baud rate up to 10Mbps
- High common mode transient immunity 180kV/µs (typical value)
- Nanosecond level communication delay
- 1/8 unit load—up to 256 nodes on a bus
- Bus fail-safe
- · Bus driver short circuit protection
- Industrial operating ambient temperature range: -40°C to +125°C

#### **Applications**

- Industrial Automation
- Building Automation
- Smart Electricity Meter
- · Remote Signal Interaction, Transmission

# Package





# **Functional Description**

TD551S485H is a half-duplex enhanced transceiver designed for RS-485/RS-422 data bus networks, has high electromagnetic immunity and low radiation characteristics which is fully compliant with TIA/EIA-485-A standard and is suitable for data transmission of up to 10Mbps. Receivers have an exceptionally high input impedance, which places only 1/8 of the standard load on a shared bus and up to 256 transceivers.


The TD551S485H device has high insulation capacity, which helps to prevent noise and surges on the data bus or other circuits from entering the local grounding terminal, thereby interfering or damaging sensitive circuits. High CMTI capability can ensure the correct transmission of digital signals. On the basis of traditional IC, the focus is on strengthening the reliability design of A, B pins, including driver overcurrent protection and enhanced ESD design. The A, B ports can withstand ESD up to ±15kV (HBM) and ±4kV (contact discharge).

#### **Contents**

1	Hom	e	
	1.1	Feature and Package	1
	1.2	Applications	1
	1.3	Functional Description	1
2	Pin F	ackage and internal block diagram	2
3	IC R	elated Parameters	3
	3.1	Absolute Maximum Rating	3
	3.2	Recommended Operating Conditions	3
	3.3	Electrical Characteristics	4
	3.4	Transmission Characteristics	5
	3.5	Physical Characteristics	6

4	Parameter testing circuit	6
5	Detailed Description	7
6	Application Circuit	7
7	Suggestions for Power Supply	7
8	Order Information	8
9	Package Information	9
10	Tape & Reel Information	10

#### Pin Connection



Internal Block

Voc DCDC
Primary Side

RXD

RXD

RXD

TXD

GND

Signal Transceive

Note: Pin7, Pin8  $GND_1$  are connected, Pin2  $GND_1$  is not internally connected with other  $GND_1$ ; Pin9 and Pin15  $GND_2$  are internally disconnected.

#### Function Table

Letter	Description
Н	High-Level
L	Low-Level
X	Unrelated
Z	High Impedance

Table 1. Driver Function table

TXD	DE	Out	tput
TAB	DE	Α	В
Н	Н	Н	L
L	Н	L	Н
X	L	Z	Z

Table 2. Receiver Function table

$V_{ID} = (V_A - V_B)$	RE	RXD
$-0.02\mathrm{V}\leqslant\mathrm{V}_{\mathrm{ID}}$	L	Н
-0.22 V < VID < -0.02V	L	Uncertainty
VID ≤ -0.22 V	L	L
X	Н	Z
Open circuit	L	Н

Note:

- ① When driving status, the DE and RE pins are connected to a high level;
- $\ensuremath{\textcircled{2}}$  When receiving status, the DE and RE pins are connected to a low level;

## Pin Descriptions

Pin Number	Pin Name	Pin Functions
1	V <sub>CC</sub>	Power supply. By using 0.1uF and 10uF ceramic capacitance ground (GND1).
2	GND₁	Logic side reference ground.
3	RXD	Receiver Output Data.
4	RE	Receiver enable input. When $\overline{RE}$ is low, if $(A - B) \ge -20$ mV, then RXD = high. if $(A - B) \le -220$ mV, then RXD = low.
5	DE	Driver enable input. When DE is high, outputs are enabled. When DE is low, outputs are high impedance.  Drive DE low and $\overline{RE}$ high to enter shutdown mode.
6	TXD	Driver Input.
7	GND₁	Logic side reference ground. The pin needs to be connected to pin2 in application.
8	GND₁	Logic side reference ground. The pin needs to be connected to pin2 in application.
9	GND <sub>2</sub>	Bus side reference ground.
10	NC	No Function Pin, Dangling.
11	NC	No Function Pin, Dangling.
12	A	RS485 Bus A wire pin.
13	В	RS485 Bus B wire pin.
14	NC	No Function Pin, Dangling
15	GND <sub>2</sub>	Bus side reference ground. The pin needs to be connected to pin9 in application.
16	Viso	Isolate the power output. Close to this pin, 0.1uF and 10uF ceramic capacitors must be connected to the bus side reference ground (GND <sub>2</sub> ).

# Absolute Maximum Ratings

General test conditions: Free-air, normal operating temperature range (Unless otherwise specified).

Parameters	Unit
Supply voltage	-0.5V to +6V
Output voltage Vin	-0.5V to V <sub>CC</sub> +0.5V
Output current IO	-10mA to +10mA
Junction temperature TJ	< 150°C
Operating Temperature Range	-40°C to +125°C
Storage Temperature Range	-65°C to +150°C

Important: Exposure to absolute maximum rated conditions for an extended period may severely affect the device reliability, and stress levels exceeding the "Absolute Maximum Ratings" may result in permanent damage. All voltage values are based on the reference ground(GND) maximum voltage not exceeding 6V.

## **Recommended Operating Conditions**

Symbol	Recommend an operate condition		Тур.	Max.	Unit
Vcc	Supply voltage		5.0	5.5	
Vı	A, B pin voltage	-7		12	
ViH	High-level input voltage		5.0	5.5	, v
VIL	Low-level input voltage			0.8	
T <sub>A</sub>	Operating temperature range		25	125	$^{\circ}$
DR	Signaling rate			10	Mbps

# **Electrical Characteristics**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Driver						
157 1	Common mode output valte re	No load	4.5		5.2	
V <sub>OD</sub>	Common mode output voltage	<b>RL=60</b> Ω	1		3	V
15.7	Absolute value of differential output	No load	4.5			.,
V <sub>OD3</sub>	voltage	RL=60 Ω	1.5			V
$\Delta V_{\text{OD}}$	Δ V <sub>OD</sub>   for complementary output states	No load, Figure 7	-0.2		0.2	V
VIH	high level output voltage	TXD, DE, RE	2	5	5.5	V
VIL	low level output voltage	TXD, DE, RE	0		0.8	V
IA	Driver short-circuit current			±100	±200	mA
CMTI	Common mode transient immunity	V <sub>CM</sub> = 1200V; Figure 12		180		kV/µS
Receiver				'		
VIT(+)	Positive differential input threshold voltage	-7 V ≤ V <sub>CM</sub> ≤ +12 V			-20	mV
VIT(-)	Negative differential input threshold voltage	$-7 \text{ V} \leq \text{V}_{\text{CM}} \leq +12 \text{ V}$	-220			mV
Vhys	Hysteresis voltage (V <sub>IT+</sub> – V <sub>IT-</sub> )	$-7 \text{ V} \leq \text{V}_{\text{CM}} \leq +12 \text{ V}$		30		mV
Vон	RXD high level output voltage		Vcc - 0.4	4.8		V
Vol	RXD low level output voltage		0	0.2	0.4	V
I <sub>A</sub>	Receiver output current				±100	mA
Іін	Input high-level leakage current RE	V <sub>IH</sub> =2V			20	uA
I <sub>IL</sub>	Input low-level leakage current RE	V <sub>IH</sub> =0.8V	-20			uA
RID	Differential input resistance(A, B)	$-7 \text{ V} \leq \text{V}_{\text{CM}} \leq +12 \text{ V}$	96			kΩ
Power supply	and safeguard characteristic					
V <sub>ISO</sub>	Isolated power output voltage	V <sub>CC</sub> =5V, distribution unloaded, signal fully loaded	4.80	5.06	5.30	V
EMI	Conducted Disturbance	CISPF	32/EN55032	CLASS B; Fig	jure 16	
⊏IVII	Radiated Disturbance	CISPF	R32/EN55032	CLASS A; Fig		
ECD	HBM Mode	A, B ports			±15	kV
ESD	Contact discharge mode	A, B ports			±4	kV
		Input-Output, Leakage current<1mA			6000	VDC
		Rise time 3s, Fall time 1s Test time 1s			4000	VAC
$V_{IO}$	Insulate voltage	Input-Output, Leakage current<1mA			5000	VDC
		Rise time 3s, Fall time 1s Test time 60s			3500	VAC
Rio	Insulate impedance		1			GΩ

# Transmission Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
-	Data rate	Duty40% ~ 60%			10	Mbps
T <sub>PHL</sub> ,T <sub>PLH</sub>	Driver propagation delay	$R_L$ =60 $\Omega$ , $C_{L1}$ = $C_{L2}$ =50pF Figure8 Figure11		50	90	ns
T <sub>PHL</sub> -T <sub>PLH</sub>	Driver skew (  T <sub>PHL</sub> - T <sub>PLH</sub>   )				25	ns
$T_R, T_F$	Driver rise/fall time			6	25	ns
t <sub>PZH</sub> / t <sub>PZL</sub>	Drive off enable propagation delay				80	ns

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
t <sub>PHZ</sub> / t <sub>PLZ</sub>	Drive Enable Propagation Delay			50	80	ns
T <sub>PHL</sub> ,T <sub>PLH</sub>	Receiver propagation delay	$R_L=60\Omega$ $C_L=15pF$ , Figure9		70	110	ns
TPHL-TPLH	Receiver propagation delay				25	ns
T <sub>R</sub> ,T <sub>F</sub>	Receiver rise/fall time	$R_L$ =60 $\Omega$ $C_L$ 1= $C_L$ 2=50pF Figure9 Figure10		2	10	ns
t <sub>PLH</sub>	Receive off enable propagation delay, Output low-level to high-level time				80	ns
t <sub>PHL</sub>	Receive enable propagation delay time, Output high-level to low-level time				80	ns

# Physical Specifications

Parameters	Value	Unit
Weight	0.4(Typ.)	g

# Parameter testing circuit

Note: Test condition load capacitance includes test probe and fixture parasitic capacitance (no special instructions). The rising and falling edges of the test < 6ns. frequency 100kHz. duty50%. resistance  $Z_0$  = 54 $\Omega$ .




Figure 6. Common mode output test circuit





Figure 7. Differential output test circuit



Note: CL includes parasitic capacitance of fixtures and instruments




Figure 8. Drive propagation delay test circuit and wave forms







Figure 9. Receiver propagation delay test circuit and wave forms





VCC 50% 50% **0V** t<sub>PLH</sub> vcc νo 50% 50% \_0V\_

Figure 10. Receiving on/off time test circuit






Figure 12. CMTI Test Circuit

#### **Detailed Description**

TD551S485H is a half-duplex enhanced RS-485 isolated transceiver with isolated power supply. In addition to an isolated power supply, each transceiver contains a drive and a receiver. The transceiver has a standby bus failure protection function to ensure that the receiver output is high when the receiver input is open, short, or when the bus is idle.equipped with failure safety, overcurrent protection, and overheating protection functions.

Bus failure protection: When the receiver input is short circuited or open, and all drivers hanging on the terminal matching transmission line are disabled (idle), the TD551S485H product can ensure that the receiver output logic is high. This is achieved by setting the input threshold of the receiver to -220mV and -20mV, respectively. If the input voltage (A-B) of the differential receiver is ≥ -20mV, RO is the logic high level; If the voltage (A-B) is ≤ -220mV, RO is the logic low level. When all transmitters connected to the terminal matching bus are disabled, the differential input voltage of the receiver will be pulled to 0V through the terminal resistor. Based on the receiver threshold, a logic high level with a minimum noise tolerance of -20mV can be achieved- The threshold voltage from 220mV to -20mV is in accordance with EIA/TIA-485 standards.

The bus load capacity (256 point): standard RS485 receiver input impedance is defined as 12kΩ (unit load). A standard RS485 driver can drive at least 32 load units. TD551S485H bus receiver designed by 1/8 unit load, the input impedance is greater than 96kΩ. As a result, the bus allows access to more transceivers (up to 256). TD551S485H can also be mixed with the standard RS485 transceiver with 32 unit loads (cumulative receiver load cannot exceed 32 units).




Figure 13. Typical application circuit (half-Duplex Network Topology)




Figure 14. Typical Application Diagram




Figure 15. Port protection circuit for harsh environments

#### Parameter Description:

Component	Recommended part, value	Component	Recommended part, value		
R3	1ΜΩ	R1, R2	2.7Ω/2W		
C1	1nF, 2kV	D1, D2	1N4007		
T1	ACM2520-301-2P	D3	SMBJ8.5CA		
GDT	B3D090L	R <sub>terminal</sub>	120Ω		

As the modules internal A / B lines come with its own ESD protection, which generally satisfy most application environments without the need for additional ESD protection devices. For harsh and noisy application environments such as motors, high voltage/current switches, lightning and similar however, we recommended that the user protects the module's A / B lines with additional measures and external components such as TVS tube, common mode inductors, Gas discharge tube, shielded twisted pair of wires with the same single network Earth point. Figure 15 shows our recommended circuit diagram for such type of applications with components and values given in the table above. This recommendation is for reference only and may have to be adapted accordingly with appropriate component values in order to match the actual situation and application.

- Note 1: Select the R<sub>terminal</sub> according to the actual application.
- Note 2: When using the port protection circuit, you need to slow down the baud rate.




Figure 16.circuit for EMI

#### Parameter Description:

Component	Recommended part, value				
F1, F2, F3, F4,	UP1608U601-1R3TF				
F5, F6, F7	(DCR 0.15Ω Max)				
C1, C2, C3, C4, C7, C8, C9	10uF				
C5, C6	0.1uF				
L1	Nickel core: 138uH				
L2	Nickel core: 78uH				
R1, R2, R3, R4	120Ω				

#### PCB design description:

1. The decoupling capacitors and energy storage capacitors of VCC and GND1, VISO and GND2 should be placed as close to the chip pins as possible to reduce the loop area and parasitic inductance of PCB wiring. Generally, it should be controlled within 0.35mm. The decoupling capacitor is placed near the chip, and the energy storage capacitor is placed on the outside. As shown in Figure 17-1.




Figure 17-1

- 2. When wiring, the power line width should be designed to be at least 0.5mm.
- 3. When it is necessary to place vias in the power supply line and ground wire, the position of the vias should be on the outer side of the capacitor relative to the chip pins, rather than between the capacitor and the chip, as shown in Figure 17-2 to reduce the impact of parasitic inductance in the vias.




Figure 17-2

# Recommendations

- ① The product does not support hot-plugging.
- ② TXD external inputs should have pull-up resistors added as appropriate if drive capability is insufficient.
- ③ In order to maintain the bus idle stability, it is necessary to pull up A to VISO and pull down B to GND2 in at least one node at the bus end, while the pull-up and down resistors of the overall network have a parallel value of  $380\Omega \sim 420\Omega$  (0.2W).




Figure 18. Typical Pull-Up and Pull-Down Resistor Connections

4 High when the product's internal DE and TXD are overhanging, and low when RE is built-in overhanging.

# Ordering Information


Part number	Package	Number of pins	Product marking	Tape & Reel	
TD551S485H	1D551S485H   SOIC		TD551S485H	340/REEL	

# Package Information


# THIRD ANGLE PROJECTION







Max	Unit (mm)		
IVIAX	Min	Max	
Α	-	2.65	
A1	0.10	0.30	
A2	2.25	2.35	
А3	0.97	1.07	
b	0.35	0.43	
С	0.24	0.29	
D	10.20	10.40	
е	1.27	BSC	
E	10.10	10.50	
E1	7.40	7.60	
L	0.55	0.85	
L1	1.40 BSC		
θ	0°	8°	



Package Type	Pin	MPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SOIC-16	16	340	180.0	16.4	10.74	10.65	3.05	16.0	16.0	Q1

# MORNSUN Guangzhou Science & Technology Co., Ltd.

Address: No. 5, Kehui St. 1, Kehui Development Center, Science Ave., Guangzhou Science City, Huangpu District, Guangzhou, P. R. China Tel: 86-20-38601850 Fax: 86-20-38601272 E-mail: <a href="mailto:info@mornsun.cn">info@mornsun.cn</a> www.mornsun-power.com